&8"("/,Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C12qcom,ipq6018-cp01qcom,ipq6018clockssleep-clk 2fixed-clock=}MZ xo 2fixed-clock=n6MZ cpuscpu@0bcpu2arm,cortex-a53nrpscicpucpu@1bcpu2arm,cortex-a53rpscincpucpu@2bcpu2arm,cortex-a53rpscincpucpu@3bcpu2arm,cortex-a53rpscincpul2-cache2cacheZcpu_opp_table2operating-points-v2Zopp-8640000003  @opp-1056000000>H , @opp-1320000000N )$ @opp-1440000000UԨH @opp-1608000000_"l @opp-1800000000kI6d @firmwarescm 2qcom,scmpmu2arm,cortex-a53-pmu psci 2arm,psci-1.0ysmcreserved-memory memory@60000n`Zmemory@4a600000nJ`@memory@4aa00000nJZmemory@4ab00000nJPZsmem 2qcom,smem'soc / 2simple-busqrng@e1000 2qcom,prng-een0coredma@7040002qcom,bam-v1.7.0np@ Vbam_clk:EMfZ crypto@73a0002qcom,crypto-v5.1ns`VWXifacebuscore  rxtxpinctrl@10000002qcom,ipq6018-pinctrln0  PZ serial3-pinmuxgpio44gpio45 blsp2_uartZ i2c-1-pinsgpio42gpio43 blsp2_i2cZspi-0-pinsgpio38gpio39gpio40gpio41 blsp0_spiZgcc@18000002qcom,gcc-ipq6018n  xosleep_clkM Zhwlock@1905000(2qcom,ipq6018-tcsr-mutexqcom,tcsr-mutexnPZsyscon@19450002sysconnPZdma@78840002qcom,bam-v1.7.0n@ Cbam_clk:EZserial@78b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmn 2RC coreiface%okay, 6defaultspi@78b50002qcom,spi-qup-v2.2.1nP _DEC coreiface  txrx%okayV,6defaultm25p80@0n 2n25q128a11Dspi@78b60002qcom,spi-qup-v2.2.1n` `DGC coreifacetxrx %disabledi2c@78b60002qcom,i2c-qup-v2.2.1n` `CF ifacecore=rxtx %disabledi2c@78b70002qcom,i2c-qup-v2.2.1np aCH ifacecore=rxtx%okay,6defaultinterrupt-controller@b0000002qcom,msm-qgic2@n    @  Zwatchdog@b0170002qcom,kpss-wdt n p@ ` mailbox@b1110002qcom,ipq6018-apcs-apps-globaln M pllxolZclock@b1160002qcom,ipq6018-a53plln `@M xoZtimer2arm,armv8-timer0timer@b120000 2arm,armv7-timer-memn =$frame@b120000x n   frame@b123000x  n 0 %disabledframe@b124000x  n @ %disabledframe@b125000x  n P %disabledframe@b126000x  n ` %disabledframe@b127000x  n p %disabledframe@b128000x n  %disabledremoteproc@cd000002qcom,ipq8074-wcss-pil n @@J  qdsp6rmb@E#wdogfatalreadyhandoverstop-ack(wcss_aon_resetwcss_resetwcss_q6_resetprngshutdownstopglink-edge A qrtr_requestsIPCRTRwcss-smp2p 2qcom,smp2p' B  1master-kernel@master-kernelPZslave-kernel @slave-kernelZrpm-glink2qcom,glink-rpm g glink-channel2qcom,rpm-ipq6018 rpm_requestsregulators2qcom,rpm-mp5496-regulatorss2x 6dZaliases/soc/serial@78b1000chosenserial0:115200n8  swiotlb=1 #address-cells#size-cellsinterrupt-parentmodelcompatibleclock-frequency#clock-cellsphandledevice_typeregenable-methodnext-level-cacheclocksclock-namesoperating-points-v2cpu-supplycache-levelopp-sharedopp-hzopp-microvoltclock-latency-nsinterruptsrangesno-mapmemory-regionhwlocksdma-ranges#dma-cellsqcom,eeqcom,controlled-remotelyqcom,config-pipe-trust-regdmasdma-namesgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-down#reset-cells#hwlock-cellsstatuspinctrl-0pinctrl-namesspi-max-frequencycs-selecttimeout-sec#mbox-cellsframe-numberreg-namesinterrupts-extendedinterrupt-namesresetsreset-namesqcom,halt-regsqcom,smem-statesqcom,smem-state-namesqcom,remote-pidmboxesqcom,glink-channelsqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsqcom,rpm-msg-ramregulator-min-microvoltregulator-max-microvoltregulator-always-onserial0stdout-pathbootargs-append